Skip to content

Actions: RTimothyEdwards/netgen

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
29 workflow runs
29 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Added a piece of code that handles implicit pins in verilog by doing CI #88: Commit c7fa032 pushed by RTimothyEdwards
February 3, 2024 08:00 38s master
master
February 3, 2024 08:00 38s
Corrected two different errors: CI #87: Commit eb27a18 pushed by RTimothyEdwards
January 4, 2024 08:00 21m 43s master
master
January 4, 2024 08:00 21m 43s
Corrected the LDDL_FLAGS setting for Mac OS, which is to replace CI #86: Commit 1817f4d pushed by RTimothyEdwards
December 4, 2023 08:00 39s master
master
December 4, 2023 08:00 39s
Corrected an error in parallel_sort and series_sort that does not CI #85: Commit a7e859f pushed by RTimothyEdwards
November 21, 2023 08:00 42s master
master
November 21, 2023 08:00 42s