Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Bug]: Cannot set Verilog input/output pins to 1 bit #311

Open
Gelthir opened this issue Nov 22, 2024 · 1 comment
Open

[Bug]: Cannot set Verilog input/output pins to 1 bit #311

Gelthir opened this issue Nov 22, 2024 · 1 comment
Labels
bug Something isn't working

Comments

@Gelthir
Copy link

Gelthir commented Nov 22, 2024

Discord Thread

https://discord.com/channels/828292123936948244/1309351705074470974

What happened?

Attempting to change the width of a Verilog output pin to 1 is ignored, 2 seems to be minimum accepted.

Version

0.1225 Beta

What OSes are you seeing the problem on?

Windows

Relevant debug.log output, search next to the exectuable

No response

@Gelthir Gelthir added the bug Something isn't working label Nov 22, 2024
@github-project-automation github-project-automation bot moved this to Needs triage in Issues & Suggestions Nov 22, 2024
@Gelthir Gelthir changed the title [Bug]: Cannot set Verilog output pin to 1 bit [Bug]: Cannot set Verilog input/output pins to 1 bit Nov 22, 2024
@Gelthir
Copy link
Author

Gelthir commented Nov 22, 2024

Same issue applies to Veriog input pins.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working
Projects
Status: Needs triage
Development

No branches or pull requests

1 participant