-
Notifications
You must be signed in to change notification settings - Fork 1.3k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
winch(x64): Threads #9734
Comments
Subscribe to Label Action
This issue or pull request has been labeled: "winch"
Thus the following users have been cc'd because of the following labels:
To subscribe or unsubscribe from this label, edit the |
If my understanding is correct, we need to:
Is there anything else I'm missing? |
Sorry it took me a bit to get back to you on this. I've update the issue to ensure that it accurately reflects:
That said:
Correct, we need to implement each of the instructions to support the threads proposal. I'd suggest reaching out here or via Zulip so that we can coordinate which instructions you'd like to work on to avoid duplicate effort.
I'd suggest working on one backend at a time. To ensure that we can review work for each backend carefully and independently. I've opened similar issues for aarch64 as well (e.g., #9927), so that we can track each work separately.
Instead of a compile time flag, I'd recommend: (i) removing the |
@saulecabrera I'll take the loads and stores to start with |
The Wasm Threads proposal is considered Tier 1 according to Wasmtime's Tiers of support.
Winch currently doesn't support this proposal.
i32.atomic.load8_u
@MarinPostmai32.atomic.load16_u
@MarinPostmai32.atomic.load
@MarinPostmai64.atomic.load8_u
@MarinPostmai64.atomic.load16_u
@MarinPostmai64.atomic.load32_u
@MarinPostmai64.atomic.load
@MarinPostmai32.atomic.store8
@MarinPostmai32.atomic.store16
@MarinPostmai32.atomic.store
@MarinPostmai64.atomic.store8
@MarinPostmai64.atomic.store16
@MarinPostmai64.atomic.store32
@MarinPostmai64.atomic.store
@MarinPostmai32.atomic.rmw8.add_u
i32.atomic.rmw16.add_u
i32.atomic.rmw.add
i64.atomic.rmw8.add_u
i64.atomic.rmw16.add_u
i64.atomic.rmw32.add_u
i64.atomic.rmw.add
i32.atomic.rmw8.sub_u
i32.atomic.rmw16.sub_u
i32.atomic.rmw.sub
i64.atomic.rmw8.sub_u
i64.atomic.rmw16.sub_u
i64.atomic.rmw32.sub_u
i64.atomic.rmw.sub
i32.atomic.rmw8.and_u
i32.atomic.rmw16.and_u
i32.atomic.rmw.and
i64.atomic.rmw8.and_u
i64.atomic.rmw16.and_u
i64.atomic.rmw32.and_u
i64.atomic.rmw.and
i32.atomic.rmw8.or_u
i32.atomic.rmw16.or_u
i32.atomic.rmw.or
i64.atomic.rmw8.or_u
i64.atomic.rmw16.or_u
i64.atomic.rmw32.or_u
i64.atomic.rmw.or
i32.atomic.rmw8.xor_u
i32.atomic.rmw16.xor_u
i32.atomic.rmw.xor
i64.atomic.rmw8.xor_u
i64.atomic.rmw16.xor_u
i64.atomic.rmw32.xor_u
i64.atomic.rmw.xor
i32.atomic.rmw8.xchg_u
i32.atomic.rmw16.xchg_u
i32.atomic.rmw.xchg
i64.atomic.rmw8.xchg_u
i64.atomic.rmw16.xchg_u
i64.atomic.rmw32.xchg_u
i64.atomic.rmw.xchg
i32.atomic.rmw8.cmpxchg_u
i32.atomic.rmw16.cmpxchg_u
i32.atomic.rmw.cmpxchg
i64.atomic.rmw8.cmpxchg_u
i64.atomic.rmw16.cmpxchg_u
i64.atomic.rmw32.cmpxchg_u
i64.atomic.rmw.cmpxchg
The text was updated successfully, but these errors were encountered: