This repository has been archived by the owner on Jun 2, 2024. It is now read-only.

test

TT06 Verilog Project Template #6

Triggered via push January 5, 2024 18:16

urish

main

Status Success

Total duration 36s

Artifacts 1

test.yaml

on: push

Produced during runtime

Name	Size
test-vcd Expired	1.08 KB