Skip to content

Commit

Permalink
document VlsirTools netlisting capabilities
Browse files Browse the repository at this point in the history
  • Loading branch information
curtisma committed Jun 23, 2024
1 parent e0eca94 commit be1385b
Show file tree
Hide file tree
Showing 2 changed files with 9 additions and 2 deletions.
2 changes: 1 addition & 1 deletion Taskfile.yml
Original file line number Diff line number Diff line change
Expand Up @@ -7,7 +7,7 @@ tasks:
cmds:
- cp readme.md docs/index.md
- cp VlsirTools/readme.md docs/reference/VlsirTools/index.md
- mkdocs serve
- mkdocs serve -a localhost:8010
docs-proto:
desc: Generate proto docs (docs/protos.md)
cmds:
Expand Down
9 changes: 8 additions & 1 deletion VlsirTools/readme.md
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,14 @@ Python-based tools and utilites for working with the Vlsir IC design schema.

## Netlisting

FIXME! Details here.
Vlsir supports netlisting to a variety of standard formats including:

- spectre
- verilog
- Hspice
- Vgspice
- Xyce
- Cdl

## Spice-Class Simulation

Expand Down

0 comments on commit be1385b

Please sign in to comment.