Skip to content
Verilog Build and Analysis

Rename verilog-compiler.vhdl to verilog-compiler.yml #1

Sign in to view logs

Rename verilog-compiler.vhdl to verilog-compiler.yml

Rename verilog-compiler.vhdl to verilog-compiler.yml #1

Triggered via pull request October 25, 2023 18:58
@iJustLeyxoiJustLeyxo
synchronize #9
correcting-stupid-error
Status Failure
Total duration 4m 50s
Artifacts –

verilog-compiler.yml

on: pull_request
build-and-analyze
4m 39s
build-and-analyze
Fit to window
Zoom out
Zoom in

Annotations

1 error
build-and-analyze
Process completed with exit code 1.