Skip to content

Commit

Permalink
Add Sstc to supported extensions list
Browse files Browse the repository at this point in the history
Signed-off-by: Jordan Carlin <[email protected]>
  • Loading branch information
jordancarlin authored Dec 30, 2024
1 parent b102d07 commit 6d3542b
Showing 1 changed file with 1 addition and 0 deletions.
1 change: 1 addition & 0 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -136,6 +136,7 @@ Supported RISC-V ISA features
- Zkr extension for entropy source, v1.0
- V extension for vector operations, v1.0
- Machine, Supervisor, and User modes
- Sstc extension for Supervisor-mode Timer Interrupts, v1.0
- Svinval extension for fine-grained address-translation cache invalidation, v1.0
- Sv32, Sv39, and Sv48 page-based virtual-memory systems
- Physical Memory Protection (PMP)
Expand Down

0 comments on commit 6d3542b

Please sign in to comment.