forked from riscv/sail-riscv
-
Notifications
You must be signed in to change notification settings - Fork 1
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
- Loading branch information
1 parent
08f96f6
commit fe7aad1
Showing
1 changed file
with
37 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,37 @@ | ||
name: Build | ||
|
||
on: | ||
push: | ||
branches: | ||
- master | ||
|
||
jobs: | ||
build: | ||
runs-on: ubuntu-22.04 | ||
steps: | ||
- name: Install packages | ||
run: sudo apt install -y opam zlib1g-dev pkg-config libgmp-dev z3 device-tree-compiler | ||
- name: Check out repository code | ||
uses: actions/checkout@HEAD | ||
with: | ||
submodules: true | ||
- name: Ensure pre-commit checks pass | ||
run: pip install pre-commit && pre-commit run --all-files --show-diff-on-failure --color=always | ||
- name: Init opam | ||
run: opam init --disable-sandboxing -y | ||
- name: Install sail | ||
run: opam install -y sail | ||
- name: Build and test simulators | ||
run: eval $(opam env) && make c_emulator/riscv_sim_RV64 && ARCH=32 c_emulator/riscv_sim_RV32 | ||
- name: Upload ARCH=64 model | ||
if: always() | ||
uses: actions/upload-artifact@v4 | ||
with: | ||
name: riscv_sim_RV64 | ||
path: c_emulator/riscv_sim_RV64 | ||
- name: Upload ARCH=32 model | ||
if: always() | ||
uses: actions/upload-artifact@v4 | ||
with: | ||
name: riscv_sim_RV32 | ||
path: c_emulator/riscv_sim_RV32 |