-
Notifications
You must be signed in to change notification settings - Fork 309
Pull requests: llvm/circt
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[LoopScheduleToCalyx] Lower pipeline register to register writes.
#8048
opened Jan 9, 2025 by
cgyurgyik
Loading…
[MemoryBanking] Support memory banking for
GetGlobalOp
#8047
opened Jan 9, 2025 by
jiahanxie353
Loading…
[circt-test] Keep a list of available test runners
#8046
opened Jan 9, 2025 by
fabianschuiki
Loading…
Bump LLVM to 560b72c0408a8f7e4340a1d4197b164a14cd30b0.
#8043
opened Jan 8, 2025 by
mikeurbach
Loading…
[SMT] Parse SMT bitvector width as signed
bug
Something isn't working
SMT
#8042
opened Jan 8, 2025 by
TaoBi22
Loading…
[HW] Enable parametric polymorphism for module parameters
#8040
opened Jan 8, 2025 by
bubblepipe42
Loading…
[RTG] Add context resource attribute interface
RTG
Involving the `rtg` dialect
#8034
opened Jan 6, 2025 by
maerhart
Loading…
[ImportVerilog] add real literal support, refine real type, and add real format support
Moore
#8020
opened Dec 29, 2024 by
chenbo-again
•
Draft
[ImportVerilog] Add foreach statement support.
Moore
#8017
opened Dec 26, 2024 by
chenbo-again
Loading…
[ImportVerilog] Support for Procedural assign statements
ImportVerilog
Moore
#8010
opened Dec 19, 2024 by
owlxiao
Loading…
[RTG][Elaboration] Move ConstantLike check after TypeSwitch for better performance
RTG
Involving the `rtg` dialect
#7998
opened Dec 16, 2024 by
maerhart
Loading…
[RTG][Elaboration] Do not internalize primitive values
RTG
Involving the `rtg` dialect
#7997
opened Dec 16, 2024 by
maerhart
Loading…
[HW] Add pass to outline certain ops: hw-outline-ops
HW
Involving the `hw` dialect
#7991
opened Dec 13, 2024 by
teqdruid
Loading…
[RTG][Elaboration] Add support for 'scf.if' and 'scf.for'
RTG
Involving the `rtg` dialect
#7986
opened Dec 13, 2024 by
maerhart
Loading…
[RTG] Add InstructionOpInterface
RTG
Involving the `rtg` dialect
#7979
opened Dec 12, 2024 by
maerhart
Loading…
[RTG][Elaboration] Add support for 'index.add' and 'index.cmp'
RTG
Involving the `rtg` dialect
#7978
opened Dec 12, 2024 by
maerhart
Loading…
[Do-Not-Merge][FIRRTL][Sim][SV] Rework
printf
lowering pipeline
#7973
opened Dec 12, 2024 by
fzi-hielscher
•
Draft
[ImportVerilog] Support for sized unpacked arrays in 'inside' expressions
ImportVerilog
Moore
#7971
opened Dec 11, 2024 by
ladisgin
Loading…
[RTG][Elaboration] Support sequences
RTG
Involving the `rtg` dialect
#7969
opened Dec 11, 2024 by
maerhart
Loading…
Previous Next
ProTip!
Type g i on any issue or pull request to go back to the issue listing page.