Skip to content
pr-lint

[rtl] Fix zero value in FPGA RF #235

Sign in to view logs

[rtl] Fix zero value in FPGA RF

[rtl] Fix zero value in FPGA RF #235

Triggered via pull request November 18, 2024 12:01
@nasahlpanasahlpa
opened #2224
nasahlpa:ibex_fpga_regfile
Status Success
Total duration 1m 2s
Artifacts 1

pr_lint.yml

on: pull_request
verible-lint
50s
verible-lint
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
verible-linter
2.46 KB