Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Use MemoryAccessInfo instead of Inst for passing requests between caches and MSS #144

Conversation

danbone
Copy link
Contributor

@danbone danbone commented Jan 27, 2024

As part of #143 use MemoryAccessInfo as the standard transaction type for making memory requests outside of the core, instead of instructions.

This paves way for adding an instruction cache, as well as prefetching and more complicated memory subsystems where requests do not always correspond to a particularly instruction.

Changes are minor, mostly just renaming.

Copy link
Collaborator

@klingaard klingaard left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@klingaard klingaard added the enhancement New feature or request label Jan 27, 2024
@klingaard klingaard merged commit db6c2f1 into riscv-software-src:master Jan 31, 2024
4 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants