Popular repositories Loading

1. vsdPLLSoC vsdPLLSoC Public

   Verilog 6 7

2. caravel caravel Public

   Forked from efabless/caravel_mpw-one

   Verilog

3. avsdpll_1v8 avsdpll_1v8 Public

   Forked from lakshmi-sathi/avsdpll_1v8

   8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room tempe…

4. ROUTER-1-3 ROUTER-1-3 Public

   Forked from kumarswamy12/ROUTER-1-3

   verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL

   SystemVerilog

5. ARM_AMBA_Design ARM_AMBA_Design Public

   Forked from lucky-wfw/ARM_AMBA_Design

   Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.

   Verilog

6. Python Python Public

   Forked from TheAlgorithms/Python

   All Algorithms implemented in Python

   Python